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Abstract 
For the last 40 years Process Technology and Computer Architecture were 
orchestrating the magnificent computing performance growth. However, 
Process Technology was the main locomotive, while Computer Architecture 
contributed to only about a 1/3 of the performance outcome. 
It seems that we have reached a major turning point; Moore’s law is reaching 
its end, while Dennard scaling ended already, while all along performance 
requirements continue to soar in many new exciting applications. 
In order to continue moving the performance train, the only existing viable 









In this talk, we will present some of our conceptual research directions that 
may open new architectural avenues, mainly in the  Heterogeneous 
computing domain. We will also show examples of a Neural Network 
approach. 
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